The increasing complexity of VLSI design process has led to an increasing use of layout synthesis systems. For many components of a high-level synthesis system such as module generators and module generator development environments, an accurate model of area and delay for the layouts generated by a layout synthesis system is extremely desirable. We have experimented with a statistical model for area and delay of function modules. This model is surprisingly accurate for a standard cell based layout synthesis systemmVPNR. The area of adder and shifter modules can be modeled to with in 5% accuracy while the error in delay model is bounded by 4%. This model can be taken through another level of indirection without significant loss in accuracy. The area of all the modules that fit a ripple-template (such as carry-ripple adder) can be modeled with in 30% accuracy. The delay of these modules has a better fit, 15%. The square-template designs (such as array multiplier) have an area model with 1.7% coeificient of variance. In these cases, the model is parametrized by the area and delay of the leaf cells in the template.
INTRODUCTION
Module generators have been used in design synthesis for close to a decade now. High-level synthesis systems have incorporated them in order to generate layouts for datapath modules. They have also been used in stand-alone mode by the system designers.
However, the integration of a module generator into a high-level synthesis system introduces an entirely new set of problems. A high-level synthesis system bases many of its crucial tasks, such as scheduling and allocation, on the layout attributes of area and delay of its datapath operators. Hence, we need a model for the area and delay of the designs produced by a module generator, that can be built into the scheduling and allocation algorithms. In general, this 141 model is parametrized by the datapath width n. Note that the accuracy of these models is of paramount importance since it directly affects the quality of the schedule and allocation. The area and delay modeling gets more complicated for a module generator that can build a variety of designs for a datapath function for the same datapath width. This capability is usually provided to enable a module generator user to explore a broad area-time design space. This type of module generator is indispensable in a similar system level design-space search by a high-level synthesis
system. An area and/or delay model for these module generators has to incorporate several design types, i.e. function implementation architectures.
The problem, then, can be stated as follows. The problem input is a module generator which builds a function level netlist in response to the datapath width specification. If the module generator incorporates a large design _space for the given function, it may either choose the most optimal design for the given datapath width on its own or the user might be required to specify the design type in addition to the datapath width. In either case, the area and delay modeling task has to face the existence of multiple design types. The problem output is a set of equations, parametrized at least by one parameter: datapath width n, that model the area and delay of the designs produced by the given module generator. Note that the model need not be continuous in n, in the sense that a different set of equations could model the behavior of the module generator for n in the range 1-8 and for n in the range 8-16. Hence the model need not be continuous at n 8 in this example.
In this paper, we propose to use statistical modeling as a solution to this problem. In particular, we demonstrate this technique on a specific set of module generators that use netlist leaf cells and build netlist level function designs. The final layout for these module generators is derived by deploying a standard cell based place and route system, VPNR [Brglez, Kedem [6] ]. The reason behind using these module generators for adders and shifters was that they were developed by the author [15] . The [3] show a methodology to characterize the area requirements of a layout system. Kurdahi and Parker describe a general methodology for estimating the expected area of a netlist in [7] . Wallace independent if their contributions to the value of y are independent. There will be many instances of two variables in this paper which appear to be dependent functionally, such as xi n and xj log n, but their contributions to y (area or delay) are independent. [8] or ESIM [14] ). Only the device resistance is used to compute the delay values. The routing capacitance is proportional to one dimension of the layout intuitively, which is the square root of the area. It would seem that if the area is tracked so nicely then the wire lengths also might be tracked very closely. We found that the delay can also be estimated within a 2% coefficient of variance. Let us explain our experiments and results at length.
Experiment
We generated a wide variety of n-bit modules for n ranging from 4 to 128. Specifically, the following adder and shifter designs were considered.
1. Carry-tipple adder: expected area Co+cln.
2. Carry-skip adder [9] ' expected area CO't"ClGn tc2n.
3. Carry-select adder [16] ' expected area c o + c an + c2n.
4. Parallel-prefix adder [1] : expected area c o+ c log n + c2n 4-c3n log n. 5. Select-prefix adder [16] : expected area c o + c log n 4-c2n 4-c.3n log n. 6 . Linear shift register: expected area Co+ cln.
7. Square shifter [17] : expected area Co+Cln + c2n. 8 Barrel Shifter [17] : expected area c o + c n log n + c2 n2.
For each of the above mentioned designs we generated the netlist modules for at least 6 datapath widths, usually 4, 8, 16 , 32, 64 and 128 bits. Then the standard cell based system VPNR was used to generate the magic layout from these netlists. We constrained all these layouts to place their input/output signals at the borders. We let VPNR choose a squarish aspect ratio. Now we had 6 design points for each expected area profile listed above. We used a statistical package SPSS [11] to perform the multiple linear regression analysis on this set of data. size. The number of independent variables, the number of terms in the model with large coefficients, in all these models seems to be at most four: a constant and 2 or 3 of log n,n and n terms. The six data points are certainly sufficient to determine four independent terms. However, it is possible that a larger data set may lead to a better fitting model, perhaps with a lower value for C.V. and a higher value for R2. The reason that it might not be practical to generate a large data set is the effort involved in generating it. One design with a complete layout has to be built for each data point. It has to be extracted and then simulated for delay. The maximum information about the area and/or delay model is derived from the first 4-10 data points. The incremental improvement to the model beyond that is usually not worth the effort of enlarging the data set. We did increase the data set size for the carry-ripple adder to 30 data points. The resulting model is shown in Figure 4 . The new area model is given by166002n-2279112 n + 1590468 log n +456102. This distance (and hence area) is proportional to n.
We tabulate some of these incremental improvements in the model in Table II with the most improved model, shown in Table I . Figure 3 , and for shifters in Figure 5 .
The delay values were derived as follows. For all the magic layouts generated by VPNR, we extracted the netlists that contain both the device and routing capacitance. This netlist was used in a simulation by RNL [8] , an extension of ESIM [14] . It is a switch level simulator based on RC delay model. The routing resistance is not considered in the worst-case delay calculations, but the routing capacitance is included. These delay figures (in nano-second units) were then used for statistical multiple regression analysis by SPSS in a way similar to the area case. In the preceding discussion, we have demonstrated that the area and delay models can be built for our module generators using VPNR generated layout area values. The natural question is how can this technique be applied by some one using a different module generator and layout synthesis method. Here is a summary of steps that can be followed to generate a statistical model.
First determine the analytical area and/or delay model for the module in question. Note that most datapath functions consist of constant terms, n terms, log n terms and n terms. The constant term accounts for any logic that is used only once instead of being repeated in several bit slices. The n term accounts for the repetitive structure with respect to the datapath width. A log n term could be introduced either by the extraneous routing factors attributable to the recursive nature of the layout synthesis algorithms or it could be intrinsic to the module implementation as in parallel-prefix adder.
Similarly, a n term could either signify the recursive algorithm's contribution or it could be the re- Figure 9 shows these cells for an adder.
Another type of template we consider is the square template as shown in Figure 10 . A square design for shifter [17] Figure  11 . The data set in Figure 11 results in R 2 value of .96176. The delay models with the simulation data are displayed in Figure 12 . The coefficient of determination, here, is .98101.
We also generated layouts for two square template functions, shifter and multiplier for n 4, 9, 16, 25, 36, 49. Note that n refers to an n-bit shifter design, but in the case of multiplier, it refers to a n-bit by n-bit multiplier. The layouts for the cells A and B were produced to determine the cell area values A A and A n. Note that for a shifter, A n 0. The area profile for square template is Co + Cl Aan + 2C2AB n. Table VI shows the area model for the square template, which has a remarkably low C.V. of 1.7%. The area models are plotted along with the layout data in Figure 13 .
Validation
We ran the following experiment for a validation of the statistical area and delay models. We built a modTemplate tainly errors less than 10% will do) with quick runtime will allow a high-level synthesis system to undertake extensive design space search.
